Icarus Verilog
/

Contents:

  • Icarus Verilog Release Notes
    • 🎉 Release V13.0
    • 🔄 Major Changes in V13
  • Icarus Verilog Usage
    • Installation Guide
    • Getting Started With Icarus Verilog
    • Simulation Using Icarus Verilog
    • iverilog Command Line Flags
    • Command File Format
    • Verilog Attributes
    • IVLPP - IVL Preprocessor
    • VVP Command Line Flags
    • VVP Interactive Mode
    • VVP as a library
    • vhdlpp Command Line Flags
    • Viewing Waveforms
    • Using VPI
    • Icarus Verilog Extensions
    • Icarus Verilog Quirks
    • Reporting Issues
  • The Icarus Verilog Targets
    • The vvp Code Generator (-tvvp)
    • The stub Code Generator (-tstub)
    • The null Code Generator (-tnull)
    • The VHDL Code Generator (-tvhdl)
    • The Verilog ‘95 Code Generator (-tvlog95)
    • The PCB Code Generator (-tpcb)
    • The FPGA Code Generator (-tfpga)
    • The PAL Code Generator (-tpal)
    • The sizer Code Analyzer (-tsizer)
    • The Verilog Code Generator (-tverilog)
    • The BLIF Code Generator (-tblif)
  • Icarus Verilog Developer Support
    • Getting Started as a Contributor
    • The Regression Test Suite
    • Files With Version Information
    • Developer Guide
      • IVL - The Core Compiler
        • Netlist Format
        • Icarus Verilog Attributes
        • Loadable Target API (ivl_target)
        • What Is LPM
        • Loadable Targets
      • VVP - Verilog Virtual Processor
        • VVP Simulation Engine
        • Executable Instruction Opcodes
        • VPI Within VVP
        • Thread Details
        • Debug Aids For VVP
      • The VVP Target
      • VPI in Icarus Verilog
        • VPI Modules in Icarus Verilog
        • Verilog-A math library
      • Cadence PLI1 Modules
      • Miscellaneous
        • IEEE1364 Notes
        • Swift Model Support (Preliminary)
        • Xilinx Hint
    • Glossary
iverilog 0 0
Edit this page
  1. Icarus Verilog /
  2. Icarus Verilog Developer Support /
  3. Developer Guide /
  4. VVP - Verilog Virtual Processor
View Source Open in ChatGPT Open in Claude

VVP - Verilog Virtual Processor¶

  • VVP Simulation Engine
  • Executable Instruction Opcodes
  • VPI Within VVP
  • Thread Details
  • Debug Aids For VVP
Previous
Loadable Targets
Next
VVP Simulation Engine

2024-2026, Stephen Williams

Made with Sphinx and Shibuya theme.